

10/720,672

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) | [Sitemap](#) | [Help](#)

Welcome United States Patent and Trademark Office

AbstractPlus

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)[SUPPORT](#)

e-mail printer friendly

[View Search Results](#)

Access this document

 Full Text: [PDF](#) (507 KB)

Download this citation

Choose [Citation](#) Download [EndNote, ProCite, RefMan](#) [Learn More](#)

Rights & Permissions

[Learn More](#)

High capacity and automatic functional extraction tool for industrial VLSI circuit designs

[Novakovsky, S.](#) [Shyman, S.](#) [Hanna, Z.](#)

Intel Corporation

This paper appears in: **Computer Aided Design, 2002. ICCAD 2002. IEEE/ACM International Conference on**

Publication Date: 10-14 Nov. 2002

On page(s): 520 - 525

Number of Pages: xxx+798

ISSN: 1092-3152

INSPEC Accession Number: 7652212

Digital Object Identifier: 10.1109/ICCAD.2002.1167582

Posted online: 2003-01-29 10:12:43.0

Abstract

In this paper we present an advanced functional extraction tool for automatic generation of high-level RTL from switch-level circuit netlist representation. The tool is called FEV-Extract and is part of a comprehensive Formal Equivalence Verification (FEV) system developed at Intel to verify modern microprocessor designs. FEV-Extract employs a powerful hierarchical analysis procedure, and advanced and generic algorithms for automatic recognition of logical primitives, to cope with variety of circuit design styles and their complexity. Logic equations are then extracted to generate a behavioral RTL model described in industrial standard HDL languages, to be used in the formal equivalence verification, logic simulation, synthesis and testability flows.

Index Terms

Inspec

Controlled Indexing

[CMOS digital integrated circuits](#) [VLSI](#) [binary decision diagrams](#) [circuit CAD](#) [design for testability](#) [formal verification](#) [high level synthesis](#) [integrated circuit design](#) [logic simulation](#) [microprocessor chips](#) [theorem proving](#)

Non-controlled Indexing

[BDDs](#) [DFT](#) [FEV-Extract tool](#) [Intel](#) [automatic functional extraction tool](#) [automatic generation](#) [automatic logical primitives recognition](#) [behavioral RTL model](#) [circuit design styles](#) [formal equivalence verification system](#) [generic algorithms](#) [hierarchical analysis procedure](#) [high capacity extraction tool](#) [high-level RTL representation](#) [industrial VLSI circuit designs](#) [industrial standard HDL languages](#) [logic simulation](#) [logic synthesis](#) [microprocessor designs](#) [switch-level circuit netlist representation](#) [testability flows](#)

Author Keywords

Not Available

References

No references available on IEEE Xplore.

Citing Documents

No citing documents available on IEEE Xplore.

[View Search Results](#)